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FOREWORD
This report is a summary of the work performed on
NASA Contract NAS8-31944. The investigation was conducted
for the National Aeronautics and Space Administration,
George C. Marshall Space Flight Center, Huntsville,
Alabama. The Contracting Officer's Technical Representative
was Mr. F. Villella.
The short-term objective of this preliminary study
of transisters, diodes, and FETS is to evaluate the
reliability of these discrete devices, from different
manufacturers, when subjected to power and temperature step
stress tests.
The long-term objective is to gain more knowledge
of accelerated stress testing for use in future testing of
discrete devices, as well as to determine which type of
stress should be applied to a particular device or design.
This report is divided as follows: description of tests,
figures, tables, and appendix.
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	1.0
	
INTRODUCTION
DCA Reliability Laboratory, under Contract
NASS-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
applied to a variety of semiconductor devices.
This report covers the diode JANTX1N649-1
manufactured by SEMTECH and MICRO SEMICONDUCTOR.
	
1.1	 Sample Distribution
A total of 48 samples from each manufacturer were
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained
for verification of the electrical parametric
testing.
	
2.0
	
TEST REQUIREMENTS
	
2.1	 Electrical
All test simples were subjected to the electrical
tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
High-Speed Computer-Controlled Tester. Additional
bench testinq was also required on the devices.
	
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to
power all of the test devices during the
power/temperature stress conditions. The voltage
was set by V  and the current was varied in order
to comply with the specified power rating for the
device. At least one of the devices was subjected
1
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to maximum rated power (MRP). All remaining
devices were subjected to no less than 90% of MRP.
See Figure 1 for load resistance values and
voltages.
	
2.3
	
Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
were :,tressed in 500-hour steps at 50, 100, 125,
150 and 175 percent of maximum rated power (MRP)
for a total of 2500 hours or until 50% or more of
the devices in a sample lot failed.* Electrical
measurements were performed on all specified
electrical parameters after each power step. See
Table 1. (*See Notes at end of text.)
	
2.4	 Group II - Temeerature Stress I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
Group II was subjected to 1600 hours of stress at
maximum rated power in increments of 160 hours.
The temperature was increased in steps of 250C,
commencing at 75 0C and terminating at 300 0C, or
until 50% or more of the devices failed.* Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
See Table 1.
	
2.5
	
Group III - Temperature Stress II
Thirty-two units, 1.6 from each manufacturer, were
submitted to the Temperature Stress II Process.
Group III was subjected to 112 hours of stress at
maximum rated power in increments of 16 hours. The
temperature was increased in steps of 250C,
2
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commencing at 150 O and terminating at 3000C or
until 50% or more of the devices in a sample lot
failed.* Electrical measurements were performed
on all specified electrical parameters after each
temperature step. See Table 1.
3.0	 DISCUSSION OF TEST RESULTS
3.1	 Group I - Power Stress
3.1.1 Semtech. The Semtech sample lot completed the
entire 2500 hours of Group I Testing with one
catastrophic failure occurring 250 hours into the
100% MRP step. Serial number 7256 failed due to
excessive IR leakage. Typical characteristics of
this lot's performance were:
1) The mean value for I  changed
26.16nA from an initial mean of 26.84nA to
a final mean of 53.00nA.
2) The mean value for VF changed
12.60mV from an initial mean of 943.8mV
to a final mean of 956.4mV.
The control limits for this sample lot remained
constant throughout the entire Group I Testing.
3.1.2	 Micro Semiconductor. The MSC sample lot completed
the entire 2500 hours of Group I Testing with no
I	 catastrophic failures. Typical characteristics of
this sample lot's performance were:
1) The mean value for I  changed
9.165nA from an initial mean of 2.205nA to
a final mean of 11.37nA.
2) The mean value for VF changed
16.5OmV from an initial mean of 968.1mV
3
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to a final mean of 951.6mV.
The control limits for this sample lot remained
constant throughout the entire Group I Testing.
3.1.3 Statistical Summary - Group I. Table 4 outlines
the results of Group I - Power Stress Process for
the two electrical parameters and all measurement
points for both Semtech and Micro Semiconductor.
3.2	 Group II - Temperature Stress I
3.2.1 Semtech. The Semtech sample lot completed the
entire 1600 hours of Group II Testing with three
catastrophic failures. The first catastrophic
failure occurred 160 hours into the 100 0C-tempera-
ture step. Serial number 7262 failed due to
excessive I  leakage. The last catastrophic
failures occurred 160 hours into the 125 0C-tempera-
ture step. Serial numbers 7290 and 7291 failed due
to excessive I  leakage, and serial number 7251
was removed as a MIL-S-19500 failure. At 160 hours
into the 150 0C-temperature step, serial num-
ber 7261 was removed as a MIL-S-19500 failure. At
160 hours into the 175 0C-temperature step, serial
number 7264 was removed as a visual reject due to
handling. At 160 hours into the 3000C-temperature
step, serial number 7265 was removed from testing
as a visual reject due to handling. Typical
characteristics of this lot's performance were:
1) The mean value for I  changed 28.22nA
from an initial mean of 32.86nA to a final
mean of 61.08nA.
2) The mean value for VF changed 4.800mV
from an initial mean of 953.4mV to a final
4
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mean of 948.6mV.
The control units for this :sample lot remained
constant throughout the entire Group II Testing.
3.2.2 Micro Semiconductor. The MSC sample lot completed
the entire 1600 hours of Group II Testing with two
catastrophic failures. At 160 hours into the
1250C-temperature step, serial number 7333 was
missing. The first catastrophic failure occurred
160 hours into the 275 0C-temperature step. Serial
number 7332 failed the maximum VF limit. The last
failure occurred 160 hours into the 300 0C-tempera-
ture step. Serial number 7329 failed the maximum
I  and VF limits. Typical characteristics of this
lot's performance were:
1) The mean value for VF changed
362.5mV from an initial mean of 973.5mV
to a final mean of 1.336V.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
3.2.3	 Statistical Summary - GrouE_II. Table 5 outlines
---- - - -- - ---
the results of Group II - Temperature Stress I
Testing for each of the two electrical parameters
and all measurement points for both Semtech and
Micro Semiconductor.
3.3	 Group III - Temperature Stress II
3.3.1 Semtech. The Semtech sample lot completed the
entire 112 hours of Group III Testing with no
catastrophic failures. At 16 hours into the
225 oC-temperature step, serial number 7272 was
removed from testing as a visual reject due to
5
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handling. Typical characteristics of this lot's
performance were:
1) The mean value for IR changed 35.47nA
from an initial mean of 28.54nA to a final
mean of 64.01nA.
2) The mean value for VF changed 2.400mV
from an initial mean of 950.1mV to a final
mean of 952.5mV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.2 Micro Semiconductor. Th y MSC sample lot completed
the entire 112 hours of Group III testing with no
catastrophic failures. ''ypical characteristics of
this sample lot's performance were:
1) The mean value for I  changed 211.OpA
from an initial mean of 1.659nA to a final
mean of 1.870nA.
2) The mean value for VF changed 7.100mV
from an initial mean of 971.4mV to a final
mean of 964.3mV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.3 Statistical Summary - GrouE III. Table 6 outlines
the results of Group III - Temperature Stress II
Testing, for each electrical parameter and all
measurement points for both Semtech and Micro
Semiconductor.
4.0	 FINAL DATA SUMMARY
Table 7 statistically summarizes the change in the
mean value from the zero-hour data to the final
data. The graphs of Figures 2 and 4 plot the
6
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cumulative percent failures versus the temperatures
stress level for Group II - Temperature Stress I,
and Group III - Temperature Stress II. The graphs
of	 Figures	 3 and	 5	 plot	 tthe
	 time
	 step	 for
Group	 II	 (160	 hours)	 and Group III
	 (16 hours)
versus the temperatures T1 and T2 calculated from
Figures	 2 and 4.
	 Tables 8 and 9 summarize the
failures encountered for all three stress groups.
The failures are separated into two categories:
catastrophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 were
used as a source for
	 the graphs
	 in Figures 2
and 4.	 Figures 2 and 4 were used as a source for
the graphs	 in	 3 and	 5 respectively.
	 Junction
temperature is plotted on an inverse hyperbolic
scale.
5.0	 CONCLUSIONS
Both the Semtech and the Micro Semiconductor lots
did quite well	 in	 the tests.	 Semtech	 had one
catastrophic failure in Group I Testing and three
in Group II. MSC had two failures
	 in Group
	 II.
Because of the small number of failures, only one
Group	 II	 diode	 from	 each	 manufacturer	 was
submitted for failure analysis.
The analyzed	 Semtech diode exhibits
	 surface
leakage, which developed due to the migration of
impurities at the silicon/glass interface during
the severe conditions of the step stress test.
The Micro Semiconductor exhibits leakage due to
degradation of	 the semiconductor
	 junction by
migration
	 of	 mobile	 impurities	 under	 the
conditions of the test. Neither diode has evidence
of microplasmas or other crystal defects.
7
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A plot showing cumulative failure distribution for
Group II 4as drawn for the Semtech sample lot
(Figures 2 and 3) and for the Micro semiconductor
sample lot (Figures 4 and 5), but neither Group
III graphs could be drawn becau e e of the absence
of catastrophic failures. No activation energies
could be calculated due to the absence of Group
III failures.
A broken circle around a marked point on the graph
indicates a freak failure not calculated as part
of the regression line. A solid circle around a
marked point indicates an isolated main failure
point. The regression line was calculated using
the least squares method.
Th p activation energy was calculated from the
formula:
8.63 X
	 10 -5 eV/OK
E _ In
	
( I
	—
t 2	 1 T 1 +2 73	 i	 T 2 +2 73 	 eV
Where:
	 t 1
 = step of Group II - Temp Stress 1 =160 hrs.
t 2
 = step of Group III - Temp Stress II = 16 hrs.
T 1
 = temperature in 0  of 16% failure for Croup II.
1	 T2 = temperature in G C of 16% failure for Group III.
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TABLE 1
TEST FI., )W DIAGRAM
INITIAL
ELECTRICAL
	
•`	 TESTS
Per Table 2.
	
j	 (2)'`	 16)*	 (t6).t	 16)*
	
`	 Temperature Step	 Temperature Step
Non-Operating	 Power Stress	 Stress 1	 Stress II
Control Group	 TA = 25°C	 100 Percent MRP	 100 Percent MRP
	
Note 3	 Note 4
	
I	 0.50 MRP	 T = 75°C	 T = 150°C
	
500 Hours	 A	 A
Note 1	
t = 160 Hours	 t = 16 Hours
1.0 MRP
	
500 Hours	
TA = 100°C	 TA = 175°C
Note 1	 t = 160 Hours	
t = 16 Hours
	
I	 1.25 MRP	 TA = 125°C
	
TA = 200°C
500 Hours
t = 160 Hours	 t = 16 Hours
I
Note 2
1.5 MRP
	
500 Hours	 25°C Steps	 25°C Steps
Note 2
1	 7
	1.75 MRP	 TA = 300°C	 TA = 300°C
500 Hours
t = 160 Hours	 t = 16 Hours
I
Note 2
*Quantity per manufacturer (Semtech and Micro Semiconductor)
INOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
	
I	 2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
15
4-1
'I
or
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
	
I	 except for readings greater than 9.99mA
which have an absolute accuracy of +2%
I of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
'
	
	
temperature, excepting the minor
statistical computer error of supplying
	
s^	
a constant number of significant digits.
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FAILURE ANALYSIS
Date
	 29 December 1978
J/N	 2CN242-13B	 p/N	 IN649-1	 MFR Semtech
FAILURE VERIFICATION:
End point:	 End point:
S.OuA Max.	 1.5V Max.
PIV I 	 @ VF @ INITIAL INITIAL
SIN -volts- 600 V. dc 400mA	 do REJ. AT TEST REJ. FOR:
SEQUENCE NO.:
7262 730 23UA .96V 07 (1250C IR
480 Hrs.)
VISUAL INSPECTION:
There were no visual anomalies on this sample either before or after paint
removal (see Figure A-1).
CONCLUSION:
This Semtech diode exhibits surface leakage which developed due to the migration
of impurities at the silicon-glass interface under the severe conditions of the step stress
test.	 There is no evidence of micreplasmas or other crystal defects.
*h FE trace present. Cannot meet stated test conditions.	 (Leaky)
** FE trace very leaky.
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uris=unstable
`	 26
21 (300oCI	 VF
1600 Hrs.)
7332
	
800	 1	 160uA
	
5.8V
r
tWF	 JANTX1N649-1
FAILURE ANALYSIS
Date 29 December 1978
J/N 2CN242-13B	 PIN 1N649-1	 MFR Micro Semiconductor
FAILURE VERIFICATION:
End point:	 End point:
5.0ijA Max.	 1.5V Max.
PIV	 IR @	 VF @	 INITIAL	 INITIAL
SIN	 -volts-	 REJ. AT TEST	 REJ. FOR:
I
600 V.dc	 400mA do	 SEQUENCE NO.:
VISUAL INSPECTION:
There were no visual anomalies on this sample other than discolored external
I paint (see Figure A-2).
CONCLUSION:
IThis Micro Semiconductor diode exhibits leakage due to degradation of the semiconductor
junction by migration of mobile impurities under the conditions of the step-stress test.
..There  is no evidence of microplasmas or other crystal defects.
^I
^
* h
 FE trace present. Cannot meet stated test conditions. (Leaky)
** hFE trace very leaky.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
I
D=drift H =hysteresis Inv=inversion R=resistive S=soft Uns=unstable
27
ORIGINAL PAGE IS
OF POOR QUALITY
JANTX1N649-1
r
s
j
t
FICURF, n-1
S/N 7262, Semtech, 13X.
Semteci-. diode after stripping the external paint.
.i
I'IGUI:I'. A-2
S/N 7332, Micro Semiconductor, 12X.
Micro Semiconductor diode after
stripping, the external paint.
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